


SWITCHING REGULATOR APPLICATIONS

Features

- High Voltage : $BV_{DSS}=400V$ (Min.)
- Low C_{rss} : $C_{rss}=23pF$ (Typ.)
- Low gate charge : $Q_g=32nC$ (Typ.)
- Low $R_{DS(on)}$: $R_{DS(on)}=1.0\Omega$ (Max.)

PIN Connection

Ordering Information

Type No.	Marking	Package Code
MU730	MU730	TO-251

Absolute maximum ratings ($T_c=25^\circ C$ unless otherwise noted)

Characteristic	Symbol	Rating	Unit
Drain-source voltage	V_{DSS}	400	V
Gate-source voltage	V_{GSS}	± 30	V
Drain current (DC) *	I_D	($T_c=25^\circ C$)	A
		($T_c=100^\circ C$)	A
Drain current (Pulsed) *	I_{DM}	22.0	A
Power dissipation	P_D	48	W
Avalanche current (Single) ②	I_{AS}	5.5	A
Single pulsed avalanche energy ②	E_{AS}	330	mJ
Avalanche current (Repetitive) ①	I_{AR}	5.5	A
Repetitive avalanche energy ①	E_{AR}	7.4	mJ
Junction temperature	T_J	150	$^\circ C$
Storage temperature range	T_{stg}	-55~150	

* Limited by maximum junction temperature

Characteristic	Symbol	Typ.	Max.	Unit
Thermal resistance	Junction-case	$R_{th(J-C)}$	-	2.6
	Junction-ambient	$R_{th(J-A)}$	-	110 $^\circ C/W$

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Drain-source breakdown voltage	BV_{DSS}	$I_D=250\mu\text{A}, V_{GS}=0$	400	-	-	V
Gate threshold voltage	$V_{GS(\text{th})}$	$I_D=250\mu\text{A}, V_{DS}=V_{GS}$	2.0	-	4.0	V
Drain-source cut-off current	I_{DSS}	$V_{DS}=400\text{V}, V_{GS}=0$	-	-	10	μA
Gate leakage current	I_{GSS}	$V_{DS}=0\text{V}, V_{GS}=\pm 30\text{V}$	-	-	± 100	nA
Drain-source on-resistance ④	$R_{DS(\text{ON})}$	$V_{GS}=10\text{V}, I_D=2.75\text{A}$	-	0.83	1.0	Ω
Forward transfer conductance ④	g_{fs}	$V_{DS}=50\text{V}, I_D=2.75\text{A}$	-	4.5	-	S
Input capacitance	C_{iss}	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$	-	550	720	pF
Output capacitance	C_{oss}		-	85	110	
Reverse transfer capacitance	C_{rss}		-	23	30	
Turn-on delay time	$t_{d(on)}$	$V_{DD}=200\text{V}, I_D=5.5\text{A}$ $R_G=25\Omega$	-	55	120	ns
Rise time	t_r		-	15	40	
Turn-off delay time	$t_{d(off)}$		-	50	110	
Fall time	t_f		-	85	180	
Total gate charge	Q_g	$V_{DS}=320\text{V}, V_{GS}=10\text{V}$ $I_D=5.5\text{A}$	-	32	38	nC
Gate-source charge	Q_{gs}		-	4.3	-	
Gate-drain charge	Q_{gd}		-	14	-	

Source-Drain Diode Ratings and Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Source current (DC)	I_s	Integral reverse diode in the MOSFET			5.5	A
Source current (Pulsed) ①	I_{SM}				22	
Forward voltage ④	V_{SD}	$V_{GS}=0\text{V}, I_s=5.5\text{A}$			1.5	V
Reverse recovery time	t_{rr}	$I_s=5.5\text{A}, V_{GS}=0\text{V}$ $dI_F/dt=100\text{A}/\mu\text{s}$	-	265	-	ns
Reverse recovery charge	Q_{rr}		-	2.32	-	μC

Note ;

- ① Repetitive rating : Pulse width limited by maximum junction temperature
- ② $L=18.5\text{mH}, I_{AS}=5.5\text{A}, V_{DD}=50\text{V}, R_G=25\Omega$, Starting $T_J=25^\circ\text{C}$
- ③ Pulse Test : Pulse width $\leq 300\text{us}$, Duty cycle $\leq 2\%$
- ④ Essentially independent of operating temperature

Electrical Characteristic Curves







Fig. 1 I_D - V_{DS}

Fig. 2 I_D - V_{GS}

Fig. 3 $R_{DS(on)}$ - I_D

Fig. 4 I_S - V_{SD}

Fig. 5 Capacitance - V_{DS}

Fig. 6 V_{GS} - Q_G






Fig. 7 V_{DSS} - T_J

Fig. 8 $R_{DS(on)}$ - T_J

Fig. 9 I_D - T_a

Fig. 10 Safe Operating Area










Fig. 11 Gate Charge Test Circuit & Waveform

Fig. 12 Resistive Switching Test Circuit & Waveform

Fig. 13 E_{AS} Test Circuit & Waveform


Fig. 14 Diode Reverse Recovery Time Test Circuit & Waveform


Outline Dimension

unit: mm



The diagram illustrates the outline dimensions of the MU730 package through three views:

- Top View:** Shows the overall width (A), height (D), and thickness (B) of the package. It also indicates lead spacing (E), lead thickness (F), and lead pitch (P).
- Side View:** Provides dimensions for the lead height (G), lead thickness (H), lead pitch (I), and lead width (J).
- Bottom View:** Details the lead thickness (K), lead width (L), lead angle (M), and lead height (N). It also shows internal features like the chip area (O) and bond pads (Q).

DIM MILLIMETERS

A	5.34 ± 0.30
B	6.00 ± 0.30
C	1.05 ± 0.30
D	11.31 ± 0.30
E	0.76 ± 0.15
F	2.28 ± 0.15
G	2.30 ± 0.30
H	1.06 ± 0.30
I	(4-10) °
J	0.51 ± 0.15
K	0.52 ± 0.15
L	0.80 ± 0.30
M	60 °
N	0.75 ± 0.30
O	1.80 ± 0.30
P	6.60 ± 0.30
Q	4.85 ± 0.30
R	(4-8.5) °
S	5.30 ± 0.30
T	6.90 ± 0.30
U	0.05 ± 0.05
V	0.05 ± 0.05
W	1.15 ± 0.25
Y	0.85 ± 0.25

(单位: mm)